FAST TESTING OF ADC USING UNIFIED ERROR MODEL

Linus Michaeli, Peter Michalko, Ján Šaliga

Abstract

The progress in the technology of the analogue to digital converters (ADCs) suppresses the error effects linked with its inherent architecture. Multiperiodicity of differential nonlinearity and the impact of analog components at the ADC input on the integral nonlinearity prefers unified behavioural error model expressed as one dimensional image in the code k domain. The paper presents two new methods for low code frequency testing. The first one is based on synchronous detection of higher harmonics in ADC output record. Second apply repetitive best fitting method to estimate the harmonics. detection by multiplone utilise combination of the fast. testing methods, which allow to identify the model parameters. The high code frequency model component could be determined by fast histogram method using reduced FS triangular voltage.

Keywords

ADC Modelling, ADC Testing

Download

PWC-2003-TC4-023.pdf

DOI

-

IMEKO TC

TC4 - Measurement of Electrical Quantities

Back to the proceedings