Reduced Complexity Full-Flash ADCs

Roberto Lojacono

Abstract

This paper presents innovative schemes of “full-flash” and “subranging” A/D converter architectures. These new architectures are based on a conversion technique inferred by an electrical interpretation of the calliper rule. This kind of ADC implementation allow the dramatic reduction of the required resistors. Indeed, while a traditional full-flash or subranging ADC requires a voltage comparison scale realized by a series of 2n resistors, being n the number of bits of the resulting binary samples, the proposed architectures require only 3*2n/2 resistors. This reduction produces an obvious advantage in general case but can render possible the realization of full-flash ADC of large word lengths.

Download

IMEKO-TC4-2005-031.pdf

DOI

-

IMEKO TC

TC4 - Measurement of Electrical Quantities

Back to the proceedings