An Architecture for a Mitigated FPGA Multi-Gigabit Transceiver for High Energy Physics Environments

Marta Brusati, Alessandra Camplani, Matthew Cannon, Hucheng Chen, Mauro Citterio, Massimo Lazzaroni, Helio Takai, Mike Wirthlin

Abstract

SRAM-based Field Programmable Gate Array (FPGA) logic devices are very attractive in applications where high data throughput is needed, such as the latest generation of High Energy Physics (HEP) experiments. FPGAs have been rarely used in such experiments because of their sensitivity to radiation. The present paper proposes a mitigation approach applied to commercial FPGA devices to meet the reliability requirements for the front-end electronics of the Liquid Argon (LAr) electromagnetic calorimeter of the ATLAS experiment, located at CERN. Particular attention will be devoted to define a proper mitigation scheme of the multi-gigabit transceivers embedded in the FPGA, which is a critical part of the LAr data acquisition chain. A demonstrator board is being developed to validate the proposed methodology. Mitigation techniques such as Triple Modular Redundancy (TMR) and scrubbing will be used to increase the robustness of the design and to maximize the fault tolerance from Single-Event Upsets (SEUs).

Download

IMEKO-TC10-2016-071.pdf

DOI

-

IMEKO TC

TC10 - Measurement for Diagnostics, Optimization and Control

Back to the proceedings