

An all-digital A/D converter for fast conversion with 4-TAD parallel construction using moving-average filtering

Takamoto Watanabe*¹, Mitsuo Nakamura*¹, Sumio Masuda*²

*¹ Corporate R&D Dept. 2 DENSO CORPORATION *² Jeco Co., Ltd.

1-1, Showa-cho, Kariya-shi, Aichi-ken, 448-8661 JAPAN

Fax: +81-566-25-4552, E-mail: watanabe@rd.denso.co.jp

Summary: An all-digital A/D converter (ADC) for fast conversion with 4-TAD [1] parallel construction is presented. The basic structure of the TAD is a completely digital circuit including a ring-delay-line (RDL) with delay units (DUs), along with a frequency counter, latch and encoder. The operating principles are, firstly, that the delay time of the DU is modulated by the A/D conversion voltage (V_{in}); and secondly, that the delay pulse passes through a number of DUs within a sampling (= integration) time, and the number of DUs through which the delay pulse passes is output as conversion data. The single-TAD area is 0.29 mm^2 ($0.65\text{-}\mu\text{m}$ CMOS) with a resolution of 1 mV/LSB (1 MS/s). Also, its non-linearity is $\pm 1\%$ FS per 1000 mV span ($1.5\text{-}2.5 \text{ V}$). This non-linearity error can be easily compensated for by digital processing using reference points, resulting in FS of less than $\pm 0.1\%$. A resolution of 12 mV/LSB (40 MS/s) was realized with 4-parallel TAD. Sample holds are unnecessary, and a low-pass filter function [1] removes high-frequency noise simultaneously with A/D conversion. Thus, the combination of this ADC and the digital filter that follows can eliminate the need for an analog pre-filter. Moreover, this ADC can be easily downsized as process technology advances.

Keywords: ADC, moving-average, all-digital.

1. INTRODUCTION

Flash and pipeline schemes are the dominant architectures for high-speed A/D converters (ADCs) [2]-[5]. These architectures employ analog circuits such as op-amps, resistors and capacitors. However, for ease of design of the ICs and to overcome their weaknesses, analog parts should be eliminated from the ADC circuit itself. This report introduces a compact and high-speed A/D converter consisting of an all-digital circuit.

2. PRINCIPLES OF OPERATION

We conceived an original A/D conversion method involving digitization of the number of stages of a *delay unit* (DU) through which a pulse passes within a specific

time. This is a revolutionary method that does not have any passive elements such as resistors or capacitors [1]. The principles are as follows. 1) The pulse delay circuit is serially connected to the DU by a primitive gate circuit in the digital circuit, wherein the delay time (T_d) of the DU is modulated by the voltage V_{in} for A/D conversion. In this way, the T_d is changed with high sensitivity. The time resolution T_d is approximated by the following equation (1) [6]:

$$T_d = A V_{in} / (V_{in} - V_{th})^\alpha \quad : \alpha = 1.4 \text{ to } 1.6 \quad (1)$$

where A and α are constant depending on process technology. This equation (1) means that increasing V_{in} shortens the T_d effectively. 2) A digital value (DT) reflecting the input voltage V_{in} can be obtained by digitizing the number of DUs through which the pulse passes during a fixed time T_s , and outputting this number as output data DT. Since the number of stages of the delay pulse passing through the DU is dependent on the sampling frequency f_s ($1/T_s$), the A/D conversion resolution is controllable by setting the f_s using the following equation (2) [1].

$$DT = (1/f_s) \{ (V_{in} - V_{th})^\alpha / A V_{in} \} \quad : \alpha = 1.4 \text{ to } 1.6 \quad (2)$$

3. BASIC CIRCUIT STRUCTURE

Figure 1 shows the basic structure of the new ADC. This ADC is a completely digital circuit including a ring-delay-line (RDL) with 16 delay units (16 DUs), ($DU = 2$ inverters), along with a 14-bit frequency counter, latch and encoder. Data on the difference between successive data from the latches are output as 18-bit DT conversion data (this ADC is called TAD [1] for high-resolution and low-power ADC). Sample holds are unnecessary, and a low-pass filter function (defined as TAD filter effect in [1]), which consists of analog moving-average processing, removes high-frequency noise simultaneously with A/D conversion. Thus, the combination of this ADC (TAD) and the digital filter that follows can eliminate the need for an analog pre-filter to prevent the aliasing before A/D conversion.




Fig. 1. Block diagram of the A/D converter (TAD).




Fig. 2. Photomicrograph of TAD-IC chip (0.72 mm x 0.40 mm: 0.65- μ m CMOS).

An individual TAD was realized with an ADC having a circuit area of 0.29 mm² (0.65- μ m CMOS), as shown in Fig. 2. The small-framed area is the RDL consisting of 16 DUs. Since there are few delay units, the area voltage-modulated by the input voltage V_{in} can be extremely small, to closely match the mutual characteristics of the DUs. Finally, an original architecture for the TAD was made possible by applying a circuit system [7]-[9] devised to allow stable reading of the frequency of an RDL operating at high speed.

4. 1-TAD EVALUATION RESULT

A/D conversion characteristics with a single TAD at a sampling frequency $f_s = 1$ MHz (25°C) are shown in Fig. 3. Approximately 315 to 1315 digital values correspond to the voltage change in an AD conversion range of 1.5 to 2.5 V of an input voltage span of 1000 mV, with the change component being 1000. Accordingly, the voltage resolution (V_d) is around 10-bit at approximately 1 mV/LSB. Non-linearity is $\pm 1\%$ FS per 1000 mV. However, non-linearity errors can be easily compensated




Fig. 3. Characteristics of single TAD A/D conversion (V_{in} range = 1.4-2.8 V, 25 °C): Sampling frequency $f_s = 1$ MHz.




Fig. 4. Histogram of the dispersion of the resolution V_d ; that is, the differential voltage ΔV between the code-to-code variation with noise (including RDL jitter, bias line and ground line noise) at a sampling frequency = 1 MHz.

for by digital processing using reference points (see Section 6). Fig. 4 shows the dispersion of the resolution V_d at the same sampling frequency. The V_d average is 0.99 mV/LSB, and the σ of the distribution is 0.15 mV for the V_{in} range 2.000-2.200 V ($n = 200$).

Resolution density drift was approximately -20%, +40% against 25 °C changes in a temperature range of -35~140°C [10], but this can be resolved by digital calculation correction to obtain the ratio to a reference value [10], [11]. Although resolution may be somewhat imprecise at high temperatures, the TAD is still applicable at high temperatures, with stable operation up to 140°C, since it does not require an analog circuit [10].

5. 4-PARALLEL TAD EVALUATION RESULT




Fig. 5. Block diagram of the A/D converter board (4-TAD parallel construction).

Figure 5 shows a test board construction applying 4 parallel TADs. In the present study the test board uses 4 single TADs (48-pin DIL package) and standard logic ICs. A 40 MHz sampling clock was input from CG. A logic analyzer reads output data (DT1) from the test board. Each RDL in the TADs has some respective jitter (Fig. 4), so that a dither effect can be obtained using only a digital averaging filter with off-line processing.

This 4-parallel onboard TAD achieved a resolution of 12 mV/LSB (40 MS/s). Figure 6(a) (next page) shows the input signal for the test board, which is like a saw-tooth blade waveform at 40 kHz with high-frequency noise. A/D conversion data (DT1) before digital filtering are shown in Fig. 6(b), and the TAD filter effect obviously reduces high-frequency noise. Finally, noise-removed A/D conversion data (DT2) with 8-data moving-average filtering are shown in Fig. 6(c). The non-linearity is $\pm 0.7\%$ FS per 600 mV span (2.2-2.8 V), for 6-bit resolution. The theory of the TAD filter effect (analog moving average) is described in [1].

6. DISCUSSION

Since this fast ADC architecture can be made with an all-digital circuit, advances in process technology will lead to both shorter T_d and easier parallel A/D processing of numerous TADs. These effects will enable faster and faster sampling-rates. A high degree of T_s reproducibility is required (minimal clock jitter), but this does not pose a problem if a typical quartz resonator clock is used. In addition, the dither effect will be unnecessary if the 4 TADs have an offset value of (1/4) LSB with respect to one another by modifying their respective resolutions. Although the TAD has a non-linearity error for V_{in} , this is not difficult to correct by applying digital calculation processing, because its behavior can be predicted with the approximation equation (2). One correction method is shown in Fig. 7 using multi-straight-line approximation with three reference values (V_{r1} , V_{r2} , V_{r3}). Another is

parabolic approximation with three references. Table I shows TAD integral non-linearity error and simulated correction results to equation (2).






Fig. 7. One method of correcting non-linearity.

Table I. Non-linearity error with correction (%FS)


	V_{in} span	V_{in} center voltage (V)		
		1.8	2.0	2.5
Non-correction	400 mV	± 0.253	± 0.360	± 0.414
	1000 mV	-	-	± 1.022
Multi-line Approximation	400 mV	± 0.080	± 0.096	± 0.105
	1000 mV	-	-	± 0.264
Parabolic Approximation	400 mV	± 0.044	± 0.022	± 0.006
	1000 mV	-	-	± 0.041



(a)



(b)



(c)

Fig. 6. Characteristics of A/D conversion with 4-TAD parallel construction (sampling frequency: 40 MHz): (a) Input signal (saw-tooth blade waveform with noise). (b) A/D conversion result of 2.2-2.8V by 4-TAD. (c) A/D conversion result with 8-data moving-average filtering.

7. CONCLUSION

In moving toward very fast ADC, advances in process technology and parallel A/D processing of multiple TADs (numerous TADs) will enable faster and faster sampling-rates. It should also be mentioned that this all-

digital ADC (TAD) can be shrunk and operated at low voltage, so it is an ideal means to lower cost and power consumption, and ease IC-design. Drift errors [1] and non-linearity error can be easily compensated with the use of digital processing.

8. REFERENCES

- [1] T. Watanabe, T. Mizuno, Y. Makino, "An all-digital analog-to-digital converter with 12- μ V/LSB using moving-average filtering," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 1, pp. 120-125, Jan. 2003.
- [2] P. Scholtens, M. Vertregt, "A 6b 1.6GSample/s flash ADC in 0.18 μ m CMOS using averaging termination," in *ISSCC Digest of Technical Papers*, pp. 168-169, Feb. 2002.
- [3] K. Sushihara, A. Matsuzawa, "A 7b 450MSample/s 50mW CMOS ADC in 0.3mm²," in *ISSCC Digest of Technical Papers*, pp. 170-171, Feb. 2002.
- [4] S. M. Jamal, D. Fu, P. J. Hurst, S. H. Lewis, "A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration," in *ISSCC Digest of Technical Papers*, pp. 172-173, Feb. 2002.
- [5] D. Miyazaki, M. Furuta, S. Kawahito, "A 16mW 30MSample/s 10b pipelined A/D converter using a pseudo-differential architecture," in *ISSCC Digest of Technical Papers*, pp. 174-175, Feb. 2002.
- [6] T. Kuroda, T. Sakurai, "Overview of low-power ULSI circuit techniques," *IEICE Trans. Electron.*, vol. E78-C, no. 4, April 1995, pp. 334-344.
- [7] T. Watanabe, Y. Makino, Y. Ohtsuka, S. Akita, T. Hattori, "A CMOS time-to-digital converter LSI with half-nanosecond resolution using a ring gate delay line," *IEICE Trans. Electron.*, vol. E76-C, no. 12, pp. 1774-1779, Dec. 1993.
- [8] S. Yamauchi, T. Watanabe, "Ring oscillator and pulse phase difference encoding circuit," U.S. Patent 5 416 444, May 16, 1995.
- [9] T. Watanabe, S. Agatsuma, H. Isomura, Y. Ohtsuka, S. Akita, T. Hattori, "Development of a time-to-digital converter IC for laser radar," *JSAE Review*, vol. 19, no. 2, pp. 161-165, April 1998.
- [10] T. Watanabe, Y. Ohtsuka, S. Akita, T. Hattori, S. Agatsuma, H. Isomura, "A time A-D converter LSI for accurate measurement of multitime-interval by digital processing," *Electronics and Communications in Japan*, vol. 79, no. 2, Feb. 1996, pp. 98-108.
- [11] T. Watanabe, Y. Ohtsuka, T. Hattori, "Analog-to-digital conversion circuit having a pulse circulating portion," U.S. Patent 5 396 247, March 7, 1995.