

Effects of pipelined ADC architecture and $\Sigma\Delta$ modulator on Digital Down Conversion

D. Grimaldi, L. Serratore

Dip. di Elettronica, Informatica e Sistemistica, Università della Calabria.
87036 Rende (CS) – Italy. E-mail: grimaldi@deis.unical.it

Abstract - *The paper reports on the investigation and simulation about the influence on the Digital Down Conversion (DDC) output signal of (i) the $\Sigma\Delta$ modulator, (ii) the pipelined ADC architecture and (iii) some relevant non-idealities of their model such as the sampling jitter, thermal noise and finite gain of the operational amplifier. The investigation is performed in the case that the digital filters of the DDC are in accordance with the GSM mask.*

Keywords - $\Sigma\Delta$ ADC, pipelined ADC, Software Defined Radio.

1. Introduction

The development of an Analogue to Digital Converter (ADC) for the Software Radio (SR) solution is not feasible with the current state of the art [1]. Several converter architectures, however, are on their way to achieve high resolution at high sampling rates.

Important progress has been made in the last two years due to the availability of modern deep-submicron technologies. Two ADC architectures are very important in this context: pipelined and $\Sigma\Delta$ converter architectures.

The pipelined ADC architecture is capable of achieving the highest possible conversion rate, if the full flash architecture, which is only feasible for resolutions up to about 8 bit, is not taken into consideration. The resolution of a typical pipelined ADC, however, is limited to about 13–14 bit at several tens of MSample/s [2], [3]. With careful optimisation of the entire architecture as well as the individual pipeline stages both conversion speed and resolution can be increased. Furthermore, sophisticated calibration circuitry and the employment of error-correcting algorithms will further increase the achievable resolution to a 16 bit level for increased dynamic range [4].

Owing their characteristics, the pipelined ADC architecture is commonly employed in the industrial application of the Software Defined Radio (SDR) [5]. In particular, the m bit pipelined ADC digitises at Intermediate Frequency (IF) the output signal from the Radio Frequency (RF) section. Successively, the Digital Down Converter (DDC) [6] operates both the digital conversion at the base band frequency with n ($n > m$) bit and the canalisation process.

The $\Sigma\Delta$ ADC architecture which is able to provide high dynamic range and high linearity, but was confined to

low input bandwidth in the past, has taken advantage of the increase in speed. Conversion rates of several MSamples/s have been reported lately [7]-[12]. The advantage of the $\Sigma\Delta$ ADC architecture is the high achievable dynamic range with relatively low effort, but the conversion speed is somewhat limited. The employment of new fast technologies has led to a significant increase of the achievable conversion speed of the $\Sigma\Delta$ ADC architecture and has promoted this architecture from a slow audio-type converter to a direct competitor of pipelined ADCs. Significant further employment of the $\Sigma\Delta$ ADC regards the advanced use in the analogue front ends for SDR type applications. Recently, the $\Sigma\Delta$ ADC architecture is employed in GSM/GPS [13] and UMTS/GSM [14] dual standard receiver for IF digitising.

The key factors assuring the large employment of the $\Sigma\Delta$ architecture in SDR are architectural enhancements in improving the conversion speed such as: (i) the decrease of the Over Sampling Ratio (OSR), the decrease of multi-bit loops, the cascaded loops and stability issues of high-order loops as well as optimising the bandwidth of the required operational amplifiers [13]. A further advantage is that the $\Sigma\Delta$ ADC architecture has the potential of lower power consumption compared with other ADCs [15]-[18].

Consequently, the $\Sigma\Delta$ ADC technique employed in the SDR system is a promising new scenario which brings new perspective on the process of developing the SR.

Moving from such a view, further topics of research investigation concern both architectural and hardware specifications such as: (i) the effects of the $\Sigma\Delta$ ADC architecture on the SDR structure, (ii) the critical parameters of the architecture as the resolution and the order of the modulator, (iii) the hardware design, (iv) the choice of the IF and the sampling rate, and (v) the power optimisation.

In the paper, the effects of both (i) the band-pass $\Sigma\Delta$ modulator, and (ii) the pipelined ADC architecture upon the DDC output signal in the base band frequency are investigated. At first, the effect of the noise upon the output Signal to Noise and Distortion Ratio (SINAD) is evaluated. Then most non-idealities of the $\Sigma\Delta$ modulator and the pipelined ADC, such as the sampling jitter, thermal noise and finite gain of the operational amplifier are taken into account and their influence upon the DDC output signal are analysed.




Fig.1 Block scheme of the Software Defined Radio in the case of a) pipelined ADC architecture, and b) $\Sigma\Delta$ modulator.

2. Basic considerations on DDC, pipelined ADC and $\Sigma\Delta$ modulator

Both the block schemes of Fig.1 a) and b) are taken into account, analysed and compared in order to better explore the advantages and the limits of each one.

In the block scheme of Fig.1 a) the m bit pipelined ADC architecture digitises at IF the output signal from the RF section. The m bit digital mixer of the DDC translates the signal at the base band frequencies. Successively, the multi-rate filters into the DDC operate (i) the frequency reduction and (ii) the signal shaping in accordance both to the chip-rate and mask characterizing the telecommunication standard.

In the block scheme of Fig.1 b) the one bit band-pass $\Sigma\Delta$ modulator digitises at IF the output signal from the RF section. The one bit digital mixer translates the signal at the base band frequencies. Successively, the decimation filter operates both the increment of the bit resolution and the signal shaping according to the mask of the selected telecommunication standard. Therefore, at the output the signal is characterized by n bit and spectrum in accordance to the selected standard.

The comparison between the two block schemes of Fig.1 a) and b) is made on the base of the output Signal to Noise and Distortion Ratio (SINAD) by imposing the same values to the following fundamental characteristics: (i) value of IF, (ii) base band frequencies of the input signal at the demodulation block, (iii) signal shaping according to the GSM standard. Moreover, the filter parameters in both the DDC and Decimation blocks are set in order to obtain the two signals characterised by equal amplitude and equal bit number. The ADCs employed are assumed ideal and, in particular, the ideal 10 bit pipeline ADC and the one bit band-pass second order $\Sigma\Delta$ modulator are simulated.

2.1 The DDC filter

The DDC filter is realised by the three sections shown in the block scheme of Fig.2. The input signal is translated at the base band frequencies by means of the digital mixer.




Fig.2 Decimation operates by the cascade of the CIC filter, CFIR filter and PFIR filter.

The Cascaded Integrator Comb (CIC) filter decimator is constituted by L cascaded integrator stages followed by a rate change by a factor N, and by L cascaded comb stages. The transfer function is

$$H_{CIC}(z) = \left(\sum_{n=0}^{N-1} z^{-nM} \right)^L, \quad (1)$$

where: N is the decimation factor, M the differential delay and L the filter order. Then, the CIC filter is equivalent to L FIR filters, each having a rectangular impulse response. Consequently, the gain at the last comb is given by

$$G = (NM)^L, \quad (2)$$

and the output bit number is

$$\text{bit}_{\text{out}} = [L \lg_2(NM) + \text{bit}_{\text{in}}], \quad (3)$$

where bit_{in} is the input bit number.

In the CIC Decimator filter used in the following, the input signal at the value of IF equal to 69.333 MHz is decimated by the factor $N=64$, with $L=5$ and $M=1$. Therefore the output is characterised by the frequency equal to 1.0833 MHz.

In both the Compensation FIR (CFIR filter) and Programmable FIR (PFIR filter), the signal is decimated by the factor 2. Therefore the output signal from the CFIR is characterised by the frequency equal to 541.99 kHz and, consequently, the output signal from the PFIR is characterised by the frequency equal to 270.83 kHz. In this manner, the over all decimation of the DDC filter is $64 \times 2 \times 2$.

In the cascade of the three filters is operated the signal shaping according to the GSM standard. Fig.3 shows the frequency response of each of the three sections of the filters and the over all response of the cascade compared with the mask of the GSM standard.




Fig.3 Frequency response of the CIC filter a), CFIR filter b), PFIR filter c) and cascade of the three previous filters compared with the GSM spectral mask d).

3. Simulation results

The two conversion structures shown in Fig.1 was simulated in the SIMULINK[®] environment. Once is constituted by the cascade of the pipelined ADC converter and DDC. The ADC resolution is 10 bit at sampling frequency equal to 69.333 MHz. The second is constituted by the $\Sigma\Delta$ modulator, the one bit digital mixer and the decimation filter. The $\Sigma\Delta$ modulator sampling frequency is equal to 69.333 MHz. Others parameters are: (i) second order modulator, (ii) over sampling ratio equal to 4, and (iii) integrator gain equal to 1. The signal bandwidth of the two structures is according to the GSM standard.

As an example in the case that the two simulated structures are constituted by ideal blocks, the Fig. 4 compares in the frequency domain the output signals when the input signal is the modulated signal characterised by: (i) the sinusoidal carrier frequency equal to 17.333 MHz and (ii) the frequency of the sinusoidal base band signal equal to 270.833 kHz. As predicted by the theory, the Fig.4 b) highlight the noise shaping in the case of the $\Sigma\Delta$ modulator. A number of simulations and tests are performed in the cases: (i) all the blocks are ideals and noise is added to the input signal, (ii) non-idealities are considered, and (iii) both the sampling jitter and noise are taken into account. In all the tests the SINAD of the output signal is evaluated.

3.1 Effect of the input noise on the SINAD

Fig.5 shows the trend of the SINAD versus the input noise variance normalised to the ADC Full Scale (FS). Both the $\Sigma\Delta$ modulator and the pipelined ADC are assumed ideal, the




Fig.4 Output spectrum for the simulation of the cascade of a) the pipelined ADC and DDC, b) $\Sigma\Delta$ modulator and decimation filter.

noise is a wideband Gaussian. The upper curve referees to the structure employing the $\Sigma\Delta$ modulator, the lower to the pipelined ADC.

3.2 Effects of the non-idealities

In Fig.6 the ratio $SINAD_{id}/SINAD_{ji}$, between the $SINAD_{id}$ in the case of ideal structure and the $SINAD_{ji}$ in the case of the sampling jitter, is shown versus the percentage of the sampling jitter. This percentage is evaluated by referring to the sampling time. The

upper curve referees to the structure employing the $\Sigma\Delta$ modulator, the lower to the pipelined ADC. It can be observed that the pipelined ADC is more sensitive than the $\Sigma\Delta$ modulator to the sampling jitter.

Moreover, a number of simulations and tests are performed by considering others non-idealities as the thermal noise and the amplifier gain error. By imposing variation in the range suggested by the manufactures, it can be noted that both the conversion structures show low sensitivity to these non-idealities.




Fig.5 Trend of the SINAD versus the input noise variance σ_N in the case of the $\Sigma\Delta$ modulator (upper) and pipelined ADC architecture (lower).




Fig.6 Trend of the ratio $SINAD_{id}/SINAD_{ji}$ versus the percentage of sampling jitter in the case of the $\Sigma\Delta$ modulator (upper) and pipelined ADC architecture (lower).




Fig.7 Trend of the ratio $SINAD_{id}/SINAD_{ji}$ versus the noise variance in the case of sampling jitter equal to 0.2ns. The upper curve referees to the $\Sigma\Delta$ modulator, the lower to the pipelined ADC architecture.

3.3 Effects of noise and non idealities

In Fig.7 the ratio $SINAD_{id}/SINAD_{ji}$, in the case of the sampling jitter equal to 0.2ns, is shown versus the input noise variance normalised to the FS. The upper curve referees to the structure employing the $\Sigma\Delta$ modulator, the lower to the pipelined ADC. It can be observed that the pipelined ADC is more sensitive than the $\Sigma\Delta$ modulator to the inclusive effects of the sampling jitter and the noise.

4. Conclusions

By means of simulation in SIMULINK environmental has been investigated about the influence on the Digital Down Conversion (DDC) output signal of (i) the $\Sigma\Delta$ modulator, (ii) the pipelined ADC architecture and (iii) some relevant non-idealities of their model such as the sampling jitter, thermal noise and finite gain of the operational amplifier. The criteria to compare the effects of the two conversion structures has been presented and discussed.

As a result, the structure employing the $\Sigma\Delta$ modulator outperforms that with the pipelined ADC architecture.

1. ACKNOWLEDGMENTS

The authors wish to thank Prof. Pasquale Daponte of Faculty of Engineering - University of Sannio, for his helpful suggestions and active interest during all phases of this work.

The authors wish to thank ing. Antonio Di Leo for the collaboration offered during the simulations.

References

- [1] F. Maloberti, "High-speed high-resolution data converters for base stations: technologies, architectures and circuit design", Proc. of Workshop on ADC Modelling and Testing, Prague, Czech Republic, June 2002, pp.1-6.
- [2] W. Yang, "A 3-V 340-mW 14-b 75-MSample/s CMOS ADC With 85-dB SFDR at Nyquist Input", IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1931-1936, Dec. 2001.
- [3] P. Yu, "A 14b 40MSample/s Pipelined ADC with DFCA", Proc. of ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2001, pp. 136-137.
- [4] Q. Huang, C. Hammerschmied, T. Burger, "Meeting the challenge of high dynamic range, high speed A/D Conversion for Software-Defined Radio (SDR)", <http://www.wireless-world-research.org/WWRF5/doc/contribWWRF5/WG3/contribution.doc>.
- [5] Don Orofino, "Fixed-point GSM digital down converter in simulink", <http://www.mathworks.com/matlabcontrol/fileexchange>.
- [6] E. B. Hogenauer, "An Economical Class of Digital Filters for Decimation and Interpolation", IEEE Trans. ASSP, April 1981, 155-162.
- [7] R. Reutemann, P. Balmelli, Q. Huang, "A 33mW 14b 2.5MSample/s $\Sigma\Delta$ Converter in 0.25 μ m Digital CMOS", Proc. of ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2002.
- [8] T. Burger, Q. Huang, "A 13.5-mW 185-MSample/s $\Delta\Sigma$ Modulator for UMTS/GSM Dual-Standard IF Reception", IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1868-1878, Dec. 2001.
- [9] R. Jiang, T. Fiez, "A 1.8V 14b $\Sigma\Delta$ A/D Converter with 4MSample/s Conversion", Proc. of ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2002.
- [10] Y. Geerts, M. Steyaert, W. Sansen, "A 12-bit 12.5 MS/s Multi-Bit $\Delta\Sigma$ CMOS ADC", Proc. of IEEE 2000 Custom Integrated Corcuits Conf., Orlando, FL, May 2000, pp. 21-24.
- [11] K. Poulton, "A 4GSample/s 8b ADC in 0.35 μ m CMOS", Proc. of ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2002.
- [12] P. Scholtens, M. Vertregt, "A 6b 1.6GSample/s Flash ADC in 0.18 μ m CMOS Using Averaging Termination", Proc. of ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2002.
- [13] T. Müller, K. Boehm, T. Hentschel, "A GSM / GPS receiver with a bandpass Sigma-Delta Analog to Digital Converter", IEEE Radio and Wireless Conference (RAWCON), August 1998.
- [14] P.M. Azizi, H.V. Sorensen, J. van der Spiegel, "An Overview of Sigma-Delta Converters", IEEE Signal Processing Magazine, Jan.1996, 61-84.
- [15] S.A. Jantzi, R. Schreier, W.M. Snelgrove, "The design of bandpass delta-sigma ADCs" in "Delta-Sigma-Data Converters: Theory, Design and Simulation", New York, IEEE Press, 1997, ch. 9, pp. 282-308.
- [16] A.Hairapetian, "An 81-MHz IF Receiver in CMOS", IEEE J. Solid State Circuits, Vol.31,No.12, Dec. 1996,pp. 1981-1986.
- [17] A.K. Ong, B.A. Wooley, "A Two-Path Bandpass $\Sigma\Delta$ Modulator for Digital IF Extraction at 20 MHz", IEEE J. Solid State Circuits, Vol. 32,No.12,Dec. 1997, pp.1920-1934.
- [18] W. Gao, W.M. Snelgrove, "A 950-MHz IF Second Order Integrated LC Bandpass Delta-Sigma Modulator", IEEE J. Solid State Circuits, Vol. 33, No. 5, May 1998, pp. 723-732.