

# UTokyo VDEC's CMOS-MEMS Technology via Nanotechnology Platform for Prospective Integrated Magnetic Sensor

Yoshio Mita<sup>1,2</sup>, Eric Lebrasseur<sup>1,3</sup>, Tomoki Sawamura<sup>1,3</sup>, Naoko Kondo<sup>1,3</sup>, Kunihiro Asada<sup>1,3</sup>

<sup>1</sup>MEXT Nanotechnology Platform "Ultrafine Lithography and Nano Measurement Center"

<sup>2</sup>Department of Electrical Engineering and Information Systems, nanotech@sogo.t.u-tokyo.ac.jp

<sup>3</sup>VLSI Design and Education Center, the University of Tokyo, Japan

**Abstract** – The paper summarizes CMOS-MEMS multi-project activities among the "Ultrafine Lithography and Nano Measurement Center" of Japanese Government of Education (MEXT)'s Nanotechnology Platform Program, participated by VLSI Design and Education Center of the University of Tokyo. The best mix and match of (1) CMOS LSI fabrication on user-defined Silicon on Insulator (SOI) wafer through VDEC's multi-chip foundry service and (2) MEMS post-processing in cutting-edge micro/nano fabrication apparatuses installed in Federal Class 1 Supercleanroom of VDEC in Takeda Sentanchi Building provides powerful realization tool for brand-new microdevices research. The presentation includes introduction to the activities together with CMOS-MEMS microdevice examples and prospectives.

## I. INTRODUCTION

Based on successful research and industrialization in CMOS Large Scale Integration (CMOS-LSI) devices from 1950s (for information processing), and in Micro Electro Mechanical Systems (MEMS) devices from 1980s (for sensing and actuation), one of the "must proceed to" research fields in 21<sup>st</sup> century is *integrated microdevices*, or CMOS-MEMS, as summarized in Fig. 1. Careful device and circuit co-design can provide in-situ information processing sensing systems with (1) new functionality, (2) high performance, and (3) compact and/or massively large-scalability. To perform research on such devices, the researcher must have access to both CMOS LSI and MEMS fabrication facilities ("fab"), which are in general bulky and costly. Therefore research activities of CMOS-MEMS were limited to the established big universities, research institutes, and companies that have in-house "fab"s. Making the "fab"s accessible to broader community will drastically accelerate research activities. In the LSI field, as early as 1980s many researchers moved from "in-house fabrication" to "multi-chip foundry" scheme; designers just submit LSI design, and the chips are made at fabs in industry. The major academic foundry players are for example MOSIS(USA, 1981), CMP(France, 1981), and




Figure 1. LSI and MEMS R&D evolution



Figure 2. Class 1 Takeda SuperCleanroom Class and Electron Beam Writer F5112+VD01

VDEC/UTokyo(Japan, 1996). This scheme drastically made the VLSI research easier, but in return dedicated tuning of the fabrication process became no more possible.

In the MEMS field, despite pioneering and continuous works of pioneering foundry services such as MUMPs (USA), foundry scheme of MEMS is by ages behind to that of LSI due to the nature that standardization is not that much possible like LSIs. Instead, from around the year 2000, "fab-lab" style multi-use open cleanroom facility infrastructure scheme has grown up. To the authors' knowledge, there are at least three "network-type" nationwide infrastructure projects: National Nanotechnology Infrastructure Network (NNIN, USA), Recherche Technologique de Base (RTB, France), and our Nanotechnology Platform

(Japan). For future, by natural extension of these two activities, a brand-new fabrication scheme is starting: The VDEC users can therefore obtain the reliable LSI wafers made in Japanese company, and can make MEMS processing in the VDEC's cleanroom. In this paper, the VDEC's Nanotechnology Platform site and VDEC's multi-chip foundry for MEMS post processing are presented together with successful device examples.

## II. NANOTECHNOLOGY PLATFORM UTOKYO SITE

Japan's Nanotechnology Platform is the 3<sup>rd</sup> generation of such national infrastructure project, granted for ten years (2012-2021) by the Ministry of Education, Culture, Sports, Science and Technology (MEXT). The project networks 35 individual research institutes widely spread over Japan. Three technological domains are covered: (1) micro and nano fabrication, (2) atomic level observation, and (3) molecular syntheses. The Nanofab platform is composed of 16 institutes of Japan. These institutes are selected to serve both for local "quick access" fabrication center and key specific technology provider. The University of Tokyo is participating in two layers of Nanofabrication and Nanoobservation. That of Nanofab, called "Ultra-fine Lithography and Nano Measurement Center", is operated by the VDEC. The unique features of the VDEC are (1)High-throughput direct E-Beam drawing facility, and (2)simultaneous accessibility to both VLSI and MEMS.

### A. Cutting-edge machines of VDEC in Takeda Cleanroom

Since 1996, VDEC has put his industrial-grade direct E-Beam machines to the open access from university members. In the year 2014, two E-Beam machines are under open access: ADVANTEST F5112+VD01 (Fig.2) that is 2<sup>nd</sup> generation machine with finest resolution of 50nm, and ADVANTEST F7000S-VD01 that is 3<sup>rd</sup> generation machine with finest resolution of 1Xnm. Both machines can draw on entire 8-inch wafer. Typical exposure time over entire 4-inch is half an hour, which is surprisingly rapid as compared to the common sense of EBeam machine. Also, the opeation team is successful in negotiating with Tokyo Oka Corporation (Tok) to acquire special EBeam resist. The resist (OEBR-CAP112) is very thick (1 to 2  $\mu\text{m}$ ) as compared to the common thickness (typically 0.1 to 0.5 $\mu\text{m}$ ), ensuring long micro and nano process. Typical use of the thick resist is direct (maskless) pattern drawing for SOI MEMS; on an SOI wafer the MEMS pattern is directly drawn, and the wafer is readily put into the Silicon Deep Reactive Ion Etching (Deep-RIE) machine. Maximum etching depth with that resist is typically 130 $\mu\text{m}$  so that the direct writing can cover most of the MEMS fabrication. By that way, such 1-layer SOI MEMS can be made within one day by the skillful students and or engi-




Figure 3. SEM photo of Movable MEMS resonator




Figure 4. Clear dependence of resonant frequency on beam width was measured

neers. This drastically short turn-around-time (TAT) is the key feature of MEMS fabrication in Takeda Cleanroom.

Figure 3is an example of MEMS resonator designed and fabricated by the students of Experimental Course[1]. Through 5-days' intensive course, the students can have real experience of moving silicon device that they have designed by themselves. Due to the ultra-high drawing resolution and accuracy (for F5112+VD01 EBeam writer, data resolution grid is 2nm, and 3-sigma field connection and distortion uniformities are guaranteed below 50nm), it is possible to quantitatively analyse the MEMS devices, by batch-fabricating many devices having slightly perturbate geometries. The plot in the Fig. 4 shows measured and theoretically analyzed resonant frequency dependency on the spring beam width  $W$ . Five identical devices were batch fabricated, in varying the design beam width by 100nm from 3.9 $\mu\text{m}$  to 4.3 $\mu\text{m}$ . As shown in the solid line, the frequency dependence clearly follows the well-known resonant frequency equation:

$$\omega_0 = \sqrt{\frac{k}{m}} = \sqrt{\frac{EtW^3}{2mL^3}} \quad (1)$$




Figure 5. CMOS Post-Process Scheme with User-Defined SOI Wafer

where  $m$  and  $k$  are equivalent mass and equivalent spring constant respectively. The equivalent spring constant  $k$  is defined by Young's modulus  $E$ , SOI thickness  $t$ , length  $L$  and width  $W$  of each beam. The equation shows resonant frequency depends on  $W^{3/2}$ . Such capability of precise (below 100nm) geometry control of microns-size MEMS pattern over large (millimeter to centimeters), is unique to the VDEC EBeam writer, showing his high potential as a powerful tool of MEMS device development.

In recent years, The user count of Takeda Cleanroom is over 600, including over 200 newcomers, coming from around 100 individual research groups coming from industry, academic, and public research entities. Every year the office receives over 150 technological reports, which is more than twice of average report count of the Nanofab sites (As ensemble of 16 sites, Nanofab has over 1,100 reports per year).

### B. "One-stop" simultaneous accessibility to both VLSI and MEMS.

The high capability on nanofabrication of UTokyo VDEC site is suitable for quick and efficient R&D of MEMS devices; however it cannot provide millions of transistor devices with industrial quality and technology node. Toward integrated CMOS-MEMS device, VDEC proposes to out-source VLSI fabrication, then perform processing in VDEC Takeda Cleanroom. One of the partner companies of VDEC is Phenitec Semiconductor, Okayama Japan. The company provides standard  $0.6\mu\text{m}$  5-V 1poly-2(or 3)Metal CMOS process of 6-inch silicon wafer. The scheme is to fabricate VLSI first and then make additional MEMS process (Fig.5), which is widely known as CMOS post-process. One of the unique features of VDEC's post-process schemes is and flexibility on substrate choice. Different from most of the foundry service companies, that of VDEC accepts LSI fabrication on the user-defined silicon substrates. The tested wafer types in addition to standard bulk Si wafer are  $9\mu\text{m}$ ,  $25\mu\text{m}$ , and  $50\mu\text{m}$  SOI. Typical usages of SOI substrate are for example (1) in-plane moving MEMS structure, (2) microfluidics integrated LSI (Fig. 7[2]), and (3) electrical device substrate isolation.




Figure 6. Post-Processed fluidic-integrated LSI device with external connection




Figure 7. CMOS post-processed CMOS circuit and bridge feedthrough to MEMS

Delivered 6-inch wafer can of course be processed directly, but to increase the chance to success the wafer is in most of cases diced into 15mm square, which is the size of one reticle shot. Fifteen millimeters chip is large enough to hold entire post-process, including EBeam alignment lithography, Plasma RIE, Deep RIE, cleaning and annealing.

Figure 7 shows an SEM micrograph of cascaded CMOS transistors inverter circuit and bridge electrical feedthrough[3]. The circuit is an inverting buffer, composed by two n-type transistors and two p-type transistors connected in cascade. Potential of each transistor's substrate is tied to its source node. The idea is to hold double voltage of  $V_{DD}$  by two series-connected transistors. By increasing the number of cascading transistors, the holding voltage was measured to be as high as  $160 V_{DD}$  (800V [4]). The measurement result also shows high flexibility in circuit design.

### III. CONSIDERATION FOR INTEGRATED MAGNETIC SENSOR

By taking full advantage of the VDEC's multi-chip foundry and post-process nanotechnology platform, many types of novel integrated sensors will be available. For




Figure 8. Integrated Lorentz Force Sensor Example




Figure 9. Finite Element Simulation Indicates Possibility to Enhance Sensitivity

example, it is possible to realize Lorentz force sensors such as presented in [5] and [6], by integration of post-processed free-standing MEMS structure and CMOS-processed piezoelectric stress sensing device. A free-standing MEMS structure such as shown in Fig. 8 is realizable by post-processing. As added value of MEMS process, it is possible to intentionally put difference in device thickness. Figure 9 shows an Finite Element Method (FEM) simulation of cantilevers deformation in (a) 1000 $\mu\text{m}$ -long 9 $\mu\text{m}$ -thick, and 25 $\mu\text{m}$ -wide, and (b) the same length and width, except thickness of 2 $\mu\text{m}$  instead of 9 $\mu\text{m}$  at the root of cantilever for in 100 $\mu\text{m}$ -long. Major bending occurs at the pinched (thinner) part. Maximum stress in pinched device is 20 times as important as simple cantilever one, thus ensuring better sensitivity.

#### IV. CONCLUSION AND PERSPECTIVES

VDEC is trying to provide more opportunity of CMOS-MEMS devices to broader research communities. For MEMS fab-lab, Takeda Sentanchi Cleanroom is in continuous operation since the year 2003. For CMOS-MEMS foundry, collaboration with Phenitec Semiconductor started in 2009 and each year at least one multi-chip project fab was launched. These two activities are ensured by MEXT nanotechnology platform from year 2012 to 2021, so the researchers can rely on the stable existence of the process. The system is open to the world; in Europe, NDAs have been issued between four CNRS lab-

oratories in France: GREYC/ENSI de Caen, LIP6/Paris, FEMTO-ST/Besançon, CNFM-LIRMM/Montpellier, and IEMN/Lille, and already a couple of VLSI chips and post-processing have been made. By collaboration with such universities laboratories and or directly to VDEC, researchers can take advantage of the technology in a short turn-around time.

#### REFERENCES

- [1] Yoshio Mita, Masanori Kubota, Matthieu Denoual, Eric Lebrasseur, and Tomoki Sawamura, “«MEMS de Piano» - an Experimental Course of Design, Fabrication, and Testing of MEMS Oscillator”, in the *Proceedings of the 10<sup>th</sup> European Workshop on Microelectronics Education (EWME 2014)*, 10-14 May, Tallinn, Estonia, S05\_03 (2014.5)
- [2] Agnès Tixier-Mita, Isao Mori, Takuya Takahashi, Olivier Francais, Bruno Le Pioufle, Yoshio Mita, and Hiroshi Toshiyoshi, “Micro-Fluidic Channel Integration on Thick-SOI LSI Device for Biological Application”, *IEEJ Transactions on Sensors and Micromachines*, Vol. 34, No.10 (in press).
- [3] Satoshi Morishita, Masanori Kubota, Isao Mori, Kunihiro Asada, Frédéric Marty, and Yoshio Mita, “A Bridge-Connected Isolated Silicon Islands Post-Processing Method for Fine-Grain-Integrated  $\pm 10\text{V}$ -Operating CMOS-MEMS by Standard 5V CMOS Process Technology”, *21<sup>st</sup> Workshop on Micromechanics and Microsystems Workshop, (MME 2010)*, September 27-29, Enschede, Netherlands, A08 pp.48-51 (2010.09)
- [4] Atsushi Hirakawa, Satoshi Morishita, Isao Mori, Masanori Kubota, and Yoshio Mita, “Experimental Evaluation of High Voltage Hold-off Capability of Post-Mesa-Isolated Standard CMOS Devices”, *The 17<sup>th</sup> International Conference on Solid-State Sensors, Actuators and Microsystems (Transducers '13)*, June 17-20, Barcelona, Spain, pp.2423-2426 (2013.6).
- [5] F. J. Keplinger, R. Beigelbeck, and F. Kohl, “Simultaneous Measurement of Two Magnetic Field Components Using a U-Shaped Cantilever Device”, *Proceedings of IEEE Sensors*, vol.3, 24-27 Oct. 2004, pp. 1450-1453.
- [6] P. Arpaia, M. Buzio, J. J. Garcia Perez, C. Petrone, S. Russenschuck, L. Walckiers, “Measuring field multipoles in accelerator magnets with small-apertures by an oscillating wire moved on a circular trajectory”, *IOP Journal of Instrumentation*, Vol. 7, No. 5, May, 2012, doi:10.1088/1748-0221/7/05/P050003.