

# CHARGE INJECTION PHENOMENA IN THE $S^2I$ CELL APPLIED TO SECOND ORDER SIGMA DELTA MODULATOR

**S. Boujelben, D. Dallet, Ph. Marchegay**

Laboratoire de Microélectronique IXL-ENSERB  
UMR 5818 Université Bordeaux I, 351 Cours de la libération,  
33405 Talence Cedex. France

*Abstract: In this paper we present a method for the modelisation of charge injection phenomena in sigma-delta modulators before implementation using switched current  $S^2I$  techniques. Our study is focused on charge injection error modeling in MOS switches through a two steps sampling of memory cell modelled by MATLAB Software.*

*Keywords: SD Modulator, Switched current technique ,modelling.*

## 1 INTRODUCTION

There is currently considerable interest in the application of switched-current (SI) techniques, specially, to the design of analogue sampled-data filters and data converters. However, charge injection has remained as a significant error in SI circuits due to its inherently signal dependent feature. Therefore, the use of two step switched current technique allows to reduce the charge injection. Besides, we propose, in this paper, a method for the theoretical calculations of the current error introduced by transistor imperfection in switched current memory  $S^2I$  cell. Simulation results exhibit that the proposed method gives the effect of charge injection and achieves excellent estimation of the behavior of the sigma delta modulator before implementation.

## 2 BASIC $S^2I$ MEMORY CELL

The basic  $S^2I$  memory cell [1]-[3], shown in figure 1, achieves error cancellation through a two step sampling process. During the first coarse step ( $\Phi_{1a}$ ) the signal is sampled by the NMOS ( $M_{mn}$ ) memory transistor and during the second fine step ( $\Phi_{1b}$ ), the error is sampled and stored in the PMOS ( $M_{mp}$ ) memory transistor. On the output phase ( $\Phi_{2i}$ ) the output signal is derived from both memories to achieve a large degree of error cancellation. All types of error are reduced: output conductance errors from the memory transistor's drain conductance and drain-gate feedback capacitance's are reduced because the cell generates a virtual earth ( $V_{ref}$ ) at its sampling instant (end of  $\Phi_{1b}$ ). The charge injection errors are limited due to the secondary sampling process diminishes the signal dependence of the error.




Figure 1. two step cell and clock wave.

### 3 CHARGE INJECTION MODELLING IN S<sup>2</sup>I CELL

A switched current memory cell S<sup>2</sup>I perform the function of a current copier, and it is ideally modeled by a delay line of a half clock period. The charge injection error is induced in the output current of a memory cell because the MOS transistor is used as a switch [2]. During the first coarse step  $\Phi_{1a}$ , the gate voltage of the switch transistor T1 is set to  $V_H$  (High voltage of the clock signal). Therefore a charge  $Q_i$  is stored in its channel capacitance and the quantity of this charge depends on  $V_H$  and the gate voltage of the NMOS memory transistor. When the switch transistor is turned off a great part of this charge is injected in the gate sources capacitance of the memory transistor (figure 2), induced an error on the drain current ( $I_d = I_e + \Delta_{inj}$ ), where  $\Delta_{inj}$  is the error injection current in the phase  $\Phi_{1a}$ , given by equation (1).

$$\Delta I_{inj} = \frac{K_n}{2} \left( \frac{W}{L} \right) V_{inj}^2 + K_n \left( \frac{W}{L} \right)_{M,n} (V_{GSMn} - V_{T,M}) V_{inj} \quad (1)$$

Where  $k_n$ , is the Boltzman constant,  $(W/L)$  the aspect ratio of memory transistor  $M_{mn}$ . The expression of  $V_{GSM}$  is:

$$V_{GS,M} = \sqrt{\frac{I_p + I_e}{K_n \left( \frac{W}{L} \right)_{M,n}}} + V_{T,M} \quad (2)$$

Where  $I_p$  is the bias current of memory transistor and  $I_e$  is the input current of memory cell S<sup>2</sup>I. Or  $V_{inj}$  is a voltage error of the gate potential of the memory transistor  $M_{mn}$  is given by :

$$V_{inj} = \frac{C_{ch}(V_h - V_g - V_t) + C_{ol}(V_g + V_t - V_l)}{C_{gs}} \quad (3)$$

switch transistor.  $V_g$  is the gate voltage of the memory transistor and  $V_t$  is the threshold voltage of the switch transistor  $T_1$ .  $V_h$  and  $V_l$  are high and low voltage of the clock signal.




Figure 2. S<sup>2</sup>I memory behaviour during the first (coarse) step.

During the second fine step  $\Phi_{1b}$ , the gate potential of the switch transistor  $T_2$  is forced to  $V_L$  (low voltage of the clock signal). Consequently a charge  $Q_{i1}$  is stored in its channel capacitance and the amount of this charge depends on  $V_L$  and the gate voltage of the memory transistor  $M_{mp}$  when the

switch transistor is turned off a great portion of this charge is injected in the gate source capacitance of the second memory transistor  $M_{mp}$  ( figure 3)[4]. It introduces a voltage error on the gate potential of memory transistor  $M_{mp}$  given by expression (4) causing an error on the output current.

$$V_{inj1} = \frac{C_{ch} (V_{dd} - V_b - V_{g1} - V_{t1}) + C_{ol} (V_{g1} + V_{t1} + V_h - V_{dd})}{C_{gs}} \quad (4)$$

The term of this output current error is given by (5) where  $C_{ch}$  and  $C_{col}$  are respectively the channel capacitance and gate overlapping capacitance of the second switch transistor  $T_2$ ,  $V_{g1}$  is the gate of the  $M_{mp}$  transistor and  $V_{t1}$  is the threshold voltage of the second switch.




Figure 3.  $S^2I$  memory behaviour during the second (fine) step.

$$dI_{inj1} = \frac{K_p}{2} \left( \frac{W}{L} \right) V_{inj1}^2 + K_p \left( \frac{W}{L} \right)_p (V_{SG,p} - |V_{T,p}|) V_{inj1} \quad (5)$$

Where the  $K_p$  is the Boltzman constant of  $M_{mp}$  and  $(W/L)$  the aspect ratio of memory transistor  $M_{mp}$ . The expression  $V_{SG,p}$  and  $V_{T,p}$  are respectively the gate to source and threshold voltages of memory transistor  $M_{mp}$ .

$$V_{SG,p} = \sqrt{\frac{I_P + \Delta I_{inj}}{K_p \left( \frac{W}{L} \right)_p}} + |V_{T,p}| \quad (6)$$

When we combine equation (1), (2), (3), (4) and (5), its results on an expression of the current error  $\delta I_{inj1}$  ( $\mu A$ ) which will be equal to :

$$\delta I_{inj1} = \beta_4 I_e^4 + \beta_3 I_e^3 + \beta_2 I_e^2 + \beta_1 I_e + \beta_0 \quad (7)$$

The calculus of these terms by Maple Software gives the values presented by table 1.

$\beta_4$	$0.1156978662 \cdot 10^{-6} \text{ } (\mu A^{-3})$
$\beta_3$	$0.4819825862 \cdot 10^{-6} \text{ } (\mu A^{-2})$
$\beta_2$	$0.4584637184 \cdot 10^{-2} \text{ } (\mu A^{-1})$
$\beta_1$	$0.9548461946 \cdot 10^{-2}$
$\beta_0$	$0.03400325401 \text{ } (\mu A)$

Table 1. Calculated values by MAPLE.

These estimated parameters ( $\beta_4, \beta_3, \beta_2, \beta_1$  and  $\beta_0$ ) depend on bias current  $I_p$  and transistor parameter's of cell memory  $S^2I$ . Therefore the simply delay line of the two step memory cell is replaced by the model given in figure 4.




Figure 4 : Switched current memory cell two step model.

This model is used to study the behavior of second order Sigma-Delta modulator under MATLAB software.

#### 4 BEHAVIOR OF SECOND ORDER SIGMA DELTA MODULATOR USING THE PROPOSED MODEL

The switched current integrator is the main block of the low-pass Sigma-Delta modulator. The functionality of the modulator depends on the integrator's performances. It is formed by two cell memory in cascade, then feeding back the output current of second cell to the input. A good modelling of integrator permits to detect the behavior of the Sigma Delta modulator. Second order switched current Sigma Delta modulator which simplified model is depicted in figure 5.





Figure. 5 Second order Sigma Delta Modulator.

This model allows an ideal behavioral analysis of the modulator. It is simulated for the following characteristics :

Sampling frequency	1.024Mhz
Signal frequency	1khz
Band frequency	8khz
Over Sampling Ratio	64
FFT	32768


Table 2. Main characteristics of simulated modulator.

The power spectrum of the output modulator is observed in figure 6. This spectrum shows that the noise slope level noise is 60 dB, which correspond to the characteristics of a second order modulator having 12 bit as resolution.




**Figure 6.** Ideal output spectrum of the modulator in nyquist and audio band.

Shown in figure 7 is the output spectrum of the sigma delta modulator using the proposed architecture for memory cell  $S^2I$  (figure 4). Therefore, this spectrum explained the influence of both linear and non linear components. The result proof a high rise of noise level and harmonic distortion .




**Figure 7.** Output spectrum of the proposed model in nyquist and audio band.

One way to make these two components separated is to study the effect for each component on the output spectrum. Hence, the simulation results shows in figure 8 that the linear component has not a big effect on the output spectrum. However, non linear component in figure 9 is the principal cause of modulator distortions.



**Figure 8 .** Modulator output spectrum with only linear component.



**Figure 9.** Modulator output spectrum with only non linear component.

Then, we conclude that to decrease the charge injection effect on Sigma Delta modulator based on  $S^2I$  memory cell is recommended to cancel non linear component. A  $S^2I$  switched current cell which has been described achieves greater reduction of charge injection error with little increase in complexity than the basic memory cell.

## 5 CONCLUSION

A charge injection modelling is presented in order to simulate Second order Sigma-Delta modulator. This phenomena has a big effect on the modulator output performance, however using  $S^2I$  technique this phenomena is reduced but is not canceled. In fact, this phenomena remains the most problem of the switched current techniques. The used method is an efficient way to analyze the behavior of the sigma delta modulator before implementation. In addition, other serious problem of the switched current technique is solved, while limiting an excessive time for simulation needed for the complex switched current circuit.

## REFERENCES

- [1] J.B. Hughes, K.W. Moulding, Enhanced  $S^2I$  switched-current cells, IEEE ISCAS (1996) 187-190.
- [2] G. Wegmann, E.A. Vittoz, Charge injection in Analog MOS Switches, IEEE Journal Solid State Circuit 6 (SC-22) (dec.1987) 1091-1097.
- [3] J.B. Hughes, K.W. Moulding,  $S^2I$  : A Switched-current Technique for High Performance, Electronic Letters 29 (August 1993) 1400-1401.
- [4] J.H. Shied, M. Patil, B.J. Sheu, Measurement and Analysis of charge Injection in MOS Analog Switches, IEEE Journal Solid-State Circuit 2 ( SC-22) (Apr. 1987) 277-281.

**AUTHORS:** Ph.D. student Sonia Boujelben, Univ. Prof. Dr. D. Dallet, Univ. Prof. Dr. Marchegay, Department for Microelectronic IXL-ENSERB, Bordeaux, France, Phone Int. +33 5 56 84 26 32, Fax Int.+33 5 56 3715 45, E-mail : boujelbe@ixl.u-bordeaux.fr