A Folding ADC Based on Switched Capacitor Circuits in 350 nm CMOS

Wendell. E. M. Costa, Sabiniano A. Rodrigues, Raimundo C. S. Freire, Sebastian Y. Catunda, Thaís L. V. N. Silva, Malone Soares de de Castro, Fernando Rangel de Sousa

Abstract

This paper presents a 10-bit folding analog-digital converter (ADC) using switched capacitors (SC) circuits. In this architecture, the conversion is achieved when the signal crosses a certain voltage level and at this time, a voltage value is added or subtracted from the analog input signal. The proposed ADC consists in eight identical stages, to perform the conversion of one bit at a time. Each stage is built with a amplifier circuit using switched capacitor with gain 2. The ADC is designed in a standard 350 nm CMOS (Complementary Metal- Oxide-Semiconductor) technology. A conversion time of 570 ns and a SNDR of 56.8 dB were obtained by simulations with the ADC prototype, to a 10 bits resolution converter with 3.3 V power supply and a 8 mW power consumption.

Keywords

Switched Capacitor Circuits, A/D Converter, Folding ADC

Download

IMEKO-TC4-2013-115.pdf

DOI

-

IMEKO TC

TC4 - Measurement of Electrical Quantities

Back to the proceedings