IMEKO Event Proceedings Search

Page 576 of 977 Results 5751 - 5760 of 9762

S. Boujelben, D. Dallet, Ph. Marchegay
CHARGE INJECTION PHENOMENA IN THE S2I CELL APPLIED TO SECOND ORDER SIGMA DELTA MODULATOR

In this paper we present a method for the modelisation of charge injection phenomena in sigma-delta modulators before implementation using switched current S2I techniques. Our study is focused on charge injection error modeling in MOS switches through a two steps sampling of memory cell modelled by MATLAB Software.

J. Baláž
PULSE DIGITAL TO OPTICAL CONVERTER FOR NUCLEAR ELECTRONICS

Digital-to-optical converter was developed specially for pile-up and deadtime characterization of nuclear devices, but its application is probably wider. The converter generates 10 ns-wide pulses in visible (660 nm) range, with 8-bit resolution of the optical power, the data rate is up to 20 Ms/s. The output optical pulses are generated by high-luminosity LED diode coupled to the optical fibre. A crucial task of the design is eliminating of influence of the parasitic capacitances in fast switching mode.

O. Aumala, J. Holub
INFORMATION TRANSFER OF DITHERED A/D CONVERTERS

There are several methods to enhance the resolution or the linearity of an ADC by dithering. One can consider this as changing bandwidth against resolution. This paper analyses some dithering methods from the viewpoint of information transfer.

P. Arpaia, P. Daponte, F. Maccaro, S. Rapuano
CHARACTERISATION AND MODELLING OF THE ADC JITTER

The use of the Allan variance for the characterisation of the jitter error in analog-to-digital converters (ADCs) is proposed. In particular, the Allan variance is a sound basis for defining a figure of merit for jitter errors, diagnosing the jitter noise type, and including a jitter block into a previously proposed ADC model. Experimental results highlighting the effectiveness of the Allan variance in the characterisation of the ADC jitter error are discussed.

P. Arpaia, P. Daponte, L. Michaeli, J.Šaliga
REDUCTION OF SYSTEMATIC ADC ERRORS BY OVERSAMPLING

Oversampling, successive noise shaping, and final low-pass filtering is a well-known approach to enhance dynamic range of analog-to-digital converters. However, the potential of this approach can be limited by systematic errors overriding the quantization error. The paper deals with the reduction of this limitation: an interpolating algorithm, based on a moving-average FIR filter with Bayesian coefficients is proposed, and its configuration inside some correction schemes are presented. Effectiveness, drawbacks, and the corresponding evaluation results of these schemes are discussed.

P. Arpaia, P. Mikulik
DYNAMIC ERROR CORRECTION OF INTEGRATING ANALOG-TO-DIGITAL CONVERTERS BY USING VOLTERRA FILTRATION

In analog-to-digital converters (ADCs), dynamic and memory nonlinear effects can contribute simultaneously to the distortion of the digitised signal. These effects can be modelled and compensated effectively via Volterra filters. The paper deals with a Volterra filter for ADC error correction based on an inverse model. An easy-to-implement correction technique, based on a efficient mathematical model of Volterra filter designed to reduce burden in model definition, in filter identification, and in experimental calibration is proposed. Preliminary simulation and experimental results for integrating ADCs highlight the effectiveness of the proposed modelling and correction approach.

L. Angrisani, D. Grimaldi, G. Lanzillotti, C. Primiceri
WAVELET NETWORKS FOR ADC MODELLING

The use of the wavelet network for ADC modelling is proposed in the paper. In particular, an original technique is set up capable of identifying the domain of each mother wavelet involved and establishing a compact and complete training set. Moreover, to reduce the complexity of the architecture of the wavelet network and its learning stage, the initialisation is based on the evaluation of all voltage values related to the transitions of the ADC. The technique is applied to a simulated ADC as well as an actual ADC, and several tests are carried out both in the time and frequency domain. The obtained results highlight the advantages of the proposed model if compared to those granted by a neural network-based model.

M. Andrle, V. Haasz
ADC TEST USING FILTERING AND DIGITAL CORRECTION

The combination of two methods enable to decrease an influence of testing signal distortion for testing of the dynamical quality of middle resolution AD modules in frequency range from several tens of kHz to several MHz is described. In the first step, the distortion of a generated testing signal is suppressed by applying a low distortion LC filter special designed for this purpose. It decreases all spurious components and also even harmonic components of the generated signal, but further odd harmonic component arise due to applying a ferromagnetic material in the used coils. However, in combination with the modified FFT method (spectrum correction test) these undesirable harmonic components can be digitally corrected.

F. C. Alegria, P. Arpaia, P. Daponte, A. C. Serra
ADC HISTOGRAM TEST USING SMALL-AMPLITUDE INPUT WAVES

The experimental investigation on a histogram test for analog-to-digital converters (ADCs) using as stimulus signals small-amplitude triangular waves superimposed to variable DC levels is presented. The test allows inexpensive triangular generators to be used and a dramatic reduction of the duration of the static test for the characterisation of high-resolution ADCs. The experimental comparison of the investigated test with a fullscale wave-based test and with the standard static test for different ADC architectures highlights its effectiveness.

F. Adamo, F. Attivissimo, N. Giaquinto
MEASUREMENT OF ADC INTEGRAL NONLINEARITY VIA DFT

The paper presents a new methodology, based on the Discrete Fourier Transform of the output, for measuring the integral nonlinearity of an ADC. The new method, unlike the usual histogram test, gives the best polynomial approximation (the “smooth part”) of the integral nonlinearity, which is responsible for the spurious harmonics above the ADC noise floor, and can be performed with great accuracy and repeatability with as few as 8,000 samples, irrespective the ADC resolution. This makes this test by far faster than the histogram test for high-resolution devices.

Page 576 of 977 Results 5751 - 5760 of 9762